-- Leo's gemini proxy

-- Connecting to gemini.omarpolo.com:1965...

-- Connected

-- Sending request

-- Meta line: 20 text/gemini;lang=en

cad/abc v1.01.20210519


# pkg_add abc

> system for sequential logic synthesis and verification


CVS Web

Port Homepage (WWW)


Maintainer: Alessandro De Laurenzis <just22 at atlantide dot mooo dot com>


Description


ABC is a growing software system for synthesis and verification of binary
sequential logic circuits appearing in synchronous hardware designs. ABC
combines scalable logic optimization based on And-Inverter Graphs (AIGs),
optimal-delay DAG-based technology mapping for look-up tables and standard
cells, and innovative algorithms for sequential synthesis and verification.

-- Response ended

-- Page fetched on Sun Jun 2 01:29:17 2024